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1 Introduction
During operation, electronics at the Large Hadron Collider (LHC) experiments must contend with
radiation damage both from integrated dose and from instantaneous Single Event Effects (SEE) [1].
The most prevalent SEE is the flipping of a logic state, typically in a memory cell, known as Single
Event Upset (SEU). The readout integrated circuits in the ATLAS pixel detector were custom
designed with SEU-hardened memory cells [2] (Dual Interlocked CElls or DICE latches [3] and
triple redundancy). These reduce the SEU rate, but do not completely eliminate it. Another frequent
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Abstract 
Latches based on the Dual Interlocked storage Cell or 
DICE are very tolerant to Single Event Upsets (SEU). 
However, for highly scaled processes where the sizes continue 
to decrease, the data in this latch can be corrupted by an SEU 
due to charge sharing between adjacent nodes. Some layout 
considerations are used to improve the tolerance of the DICE 
latches to SEU and especially the influence of sensitive nodes 
separation is tested for DICE latches designed with a 130 nm 
process. 
I. INTRODUCTION 
The requirement for total dose tolerance for the ATLAS 
pixel detector has been estimated to 50 Mrad. Because of this 
high level of irradiation, the performance of the innermost 
layer of ATLAS pixel detector, the so-called b-layer, will start 
degrading after 2-3 years of LHC working. So, it is proposed 
to upgrade the b-layer detector. For this purpose, 
improvement in the electronic design of the pixel front end is 
under study and development using the 130 nm process [4]. 
At the time of the b-layer replacement, the level of 
radiation will be 3 times higher than at the start of the LHC. 
The total dose is estimated to reach 150 to 200 MRad and 
peak fluencies are close to 1x108 particles/cm²/sec. 
In principle, the commercial 130 nm process used to 
design the front end chip is less sensitive than older process 
generations to the effect of the total ionizing dose and 
irradiation tests made on individual devices are very 
promising. 
However, we have to consider carefully the SEU for this 
highly scaled process. In fact, the device dimensions are small 
and the capacitance of storage nodes becomes lower. The 
supply v ltag  needed is low (1.0 V to 1.4 V for the 130 nm 
process). The critical charge needed to provoke an upset 
becomes lower than in older processes and digital designs 
become less tolerant against SEU. 
Traditional flip flops are not suitable to be used in the 
b-layer environment. D flip flops based on the dual 
interlocked cell (DICE) latches have redundant storage nodes 
and restore the cell original state when an SEU error is 
introduced in a single node [5]. The probability that multiple 
nodes are affected by an upset is low, making the DICE latch 
less sensitive to SEU. However, as the device size shrinks, the 
space between critical nodes is reduced. The redundancy 
becomes less efficient because of the charge sharing between 
sensitive nodes of the DICE latch. For this reason, some 
hardened by design (HBD) approaches are used to reduce the 
effect of charge sharing. 
A 130 nm test chip has been designed in order to study the 
effect of some layout techniques on the tolerance to SEU. 
Layout considerations are based on spatial separation of 
critical nodes, isolation techniques like isolated wells and 
guard rings and cell interleaving. Some prototype layout 
structures have been investigated in order to develop some 
rules to follow in the new design of the front end IC 
developed for the b-layer replacement. 
II. DICE LATCH STRUCTURE UNDER TEST 
A. DICE Structure 
The DICE latch structure is shown in Figure 1. It is based 
on the conventional cross coupled inverter latch structure. The 
4 nodes X1 to X4 store data as 2 pairs of complementary 
values. 
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Figure 1: DICE latch structure 
For example, when the stored data are 0 then X1-X2-X3-
X4 = 0101 and particularly X1 is low and X4 is high. If we 
assume a positive upset pulse on the node X1, the transistor 
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Figure 27: Triple redundant structure for storing each bit.
Fig. 27. A majority logic voting circuit is implemented in each cell to determine the effective output
data. This the data bit is corrupted only when more than one latch is upset. During the write cycle,
the global WE signal is activated and the selection line Li corresponding to the bit i is activated1060
through the address word. In this case the load signal (loadi) is activated. Each DICE cell has its
own load signal to avoid corrupting the three latches if a transient upset occurs in the preceding
combinatorial logic. The DICE latch structure is shown in Fig. 28 and consists of cross-coupled
inverters. The 4 nodes (n1 to n4) store data as 2 pairs of complementary values. For example, when
the stored bit is 0 then n1,n2,n3,n4 = 0101. If we assume a positive upset pulse on the node n1,1065
the transistor MP2 is blocked avoiding the propagation of this perturbation to the node n2. At the
same time the transistor MN4 will propagate a negative pulse to the node n4 blocking MN3 and
avoiding n3 level corruption. The perturbation is then removed after the upset transient since the
v2.3 48
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Figure 1. DICE latch structure, based on the conventional cross coupled inverter latch structure where the
four nodes X1 to X4 store data as two pairs of complementary values. The original cell state is restored when
an SEU error is introduced in a single node.
SEE is the creation of short pulses, called Single Event Transient (SET) or glitches. These glitches
may propagate through the chip and flip the logic state of the memory.
A sufficiently large amount of charge must be injected into the sensitive nodes of a circuit
to flip its logic states. This corresponds to an ionization threshold. Even for memory cells that
are not hardened, this threshold is much higher than the specific ionization of minimum ionizing
particles (MIPs). Thus, at the LHC, SEUs are not caused by the MIPs that the detectors were built
to measure, but by highly ionizing recoil nuclei and by showers resulting from occasional nuclear
interactions of the MIPs in the proximity of the memory cells [4]. These secondary interactions are
complex to model, and it is therefore interesting to measure SEU rates in-situ and compare these
rates to test beam results acquired during the detector construction phase. It is also important to
quantify the operational consequences of SEUs in FE-I4B.
In this paper we analyze data from oper tion of th ATLAS innermo t pixel layer, called the
Insertable B-Layer (IBL) [5]-[6]. We quantify the influence of SEU on the pixel matrix and on th
data readout, and extract SEU cr ss sections that can be compared o test beam data. The results
have led to improvements in operation of the present detector and miti ation of SEU effects, and
they provide an important refer nce for the design of future detect rs.
Single DICE latchmemory cells (see figure 1) are used to store pixel configuration values, while
triple redundant DICE latches (see figure 2) are used to store chip-wide (or global) configuration
values.
The layout at transistor level is optimized to maximize distance between coupled nodes and
between redundant latches, for maximal reduction of upset rates. Upset of the specific pixel
configuration latch can usually only affect a single pixel at a time, while upset of global configuration
memory can impact many pixels and even the operation of the entire chip. It is possible to directly
detect upsets in the global configuration, but not upsets in the local pixel configuration. While it is
possible to read back pixel latch values (see section 5), this requires special operations not typically
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the stored bit is 0 then n1,n2,n3,n4 = 0101. If we assume a positive upset pulse on the node n1,1065
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Figure 28: Single DICE latch structure.
nodes n2 and n3 have conserved the right information. However, if two sensitive nodes of the cell
storing the same logic state (n1 and n3) or (n2 and n4) change state due to the effect of a single1070
particle impact, the immunity is lost and the DICE latch can be upset. For this reason, special
layout rules are followed to physically separate sensitive nodes as shown in Fig. 29. An enclosed
layout nMOS transistor is used to achieve a wide gate with reduced diffusion area, which reduces
the upset probability (the charge deposited by an ionizing particle is collected by the diffusion and
translated to a voltage by the gate capacitance).1075
Figure 29: Special layout used to enhance tolerance of DICE latches.
4.10 EFUSE
The EFUSE block consists of a bank of triple redundant RAM of the same design as the CNFG-
v2.3 49
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Figure 2. The FE-I4B global memory cell is based on the triplication of DICE latches with the addition of
the simple majority logic. No automatic error correction is used, but single bit flips can be monitored by an
error counter. The memory has two independent ports. The first (Datain, Load) is used to write data coming
from the command decoder and the second (To-config, To-readout) to read the majority logic output. The
output data bit is corrupted only when more than one DICE latch is upset.
performed during data taking. Different techniques have been applied to measure pixel latch
updates in physics data without directly reading o t the st red values. These involve understanding
the effect of flipp ng each configuration bit an searc ing for these effects in data. The m in effects
studied are called quiet pixels (when a pixel’s effici ncy drops abruptly, e section 4.2.1) and
noisy pix ls (when a pixel suddenly fires at a high r te, see sect on 4.2.5). I special runs, pixels
can be deliberat ly configured to begin in the off state, and a search is performed with the aim of
monitoring when they become active, see section 4.2.3.
During 2017, the LHC peak instantaneous luminosity increased with respect to 2016 and
was constantly above 1.5 × 1034 cm−2 s−1. Under these conditions, the effect of SEUs on the
FE-I4B global registers was greater than in previous years, and more frequent front end chip
reconfigurations were needed to preserve good data quality and data taking efficiency. The effects
of SEUs were visible in the behavior of the FEs: impacted FEs can stop sending hits, become
very noisy, or experience large drops/increases (up to ±100mA) of the low voltage (LV) current
consumption monitored from the Detector Control System (DCS) (see figure 3). Starting in 2016,
some SEU/SET effects were addressed by manual or automatic (“Quick Status”) reconfiguration of
the affected modules.
To minimize the impact of SEUs on ATLAS data taking, a procedure was implemented to
regularly reconfigure the global registers of the FE-I4B readout chips in the entire IBL. Thanks to
a joint effort of online software and firmware (see section 6.1), it was possible to introduce this
procedure without any additional dead time in ATLAS. Starting in August 2017, the global registers
of the IBL FE-I4B chips were reconfigured approximately every five seconds, improving the overall
Data Acquisition (DAQ) efficiency and eliminating the low voltage current fluctuations that were
previously observed. Unfortunately it was not possible to also regularly reconfigure the single pixel
DICE latches in the FE-I4B: the software modifications needed impacted the overall stability of the
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Figure 3. Effects of SEU on FE-I4B global registers can be seen during a typical LHC fill; in this case
(fill 6046), the peak luminosity reached is 1.5 × 1034 cm−2 s−1, and 490 pb−1 were delivered over the entire
fill. During the data taking, at luminosity block 1 (LB) ∼ 268, a drop in the LV current consumption can
be observed (green line). At the same time, a drop in occupancy is observed in one (pink line) of the two
DAQ modules that share the same LV power supply (see the Appendix for details about the DAQ and power
system granularity). At LB ∼ 277, the DAQ module was manually reconfigured, bringing the LV current
consumption and hit occupancy back to their values before the SEU.
DAQ system. However, a test run was performed in July 2018 and can be used as proof of concept
for future implementations (see details in section 6.2).
2 The ATLAS IBL detector
The original ATLAS Run 1 Pixel detector was upgraded for Run 2 with the addition of the IBL,
which provides an additional layer of pixels at ∼ 3.4 cm from the interaction point. The IBL
greatly improves impact parameter resolution, vertexing, b-tagging and tracking robustness after
high radiation doses. The IBL detector consists of one layer of pixel sensors (see figure 4) built
around the beam pipe, providing full azimuthal (φ) hermeticity for high transverse momentum
(pT > 1 GeV) particles and longitudinal coverage up to |η | = 3. Two different sensor types were
chosen: a planar design in the central area (|η | < 2.5) based on the already existing ATLAS Pixel
sensor, and 3D sensor designs in the forward regions (2.5 < |η | < 3) which are applied here for the
first time in a high energy physics experiment.
The IBL uses the FE-I4B readout chip [7], [8], which is built in 130 nm CMOS technology. A
top level diagram of the FE-I4B is shown in figure 5. Pixel sensor with each pixel nominal size of
1Luminosity Block (LB) is a time interval of ATLAS data recording over which the experimental conditions are
assumed to be constant. LB duration is usually around one minute.
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Figure 4. Image of the IBL being inserted (from left to right) into the pre-existing ATLAS Run 1 Pixel
detector. A typical barrel structure divided in staves along the φ coordinate is clearly visible in the picture.
Figure 5. Diagram of the FE-I4B chip.
250× 50 µm2 is bonded to FE-I4B chip. On the edges of the chip there are long pixels with the size
of 500 × 50 µm2 or 450 × 50 µm2 [6].
The detector is made of 14 carbon fiber staves, 64.3 cm long and 2 cm wide. A transverse
view of the IBL staves is shown in figure 6. The Stave ID numbering scheme counts from 1 to 14,
increasing with the φ angle.
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Figure 6. Schematic of the IBL detector, transverse view (x − y plane). The concentric IBL staves (typically
numbered from 1 to 14 following the stave position index) are oriented around the beam pipe along the φ
coordinate.2
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Figure 7. Schematic of an IBL stave, longitudinal view (along the z axis). The central modules (read out via
double-FE-I4B chips) use planar sensor technology, while the forward modules (read out via single-FE-I4B
chips) use 3D sensor technology.
Each stave hosts 20 pixel sensor modules (see figure 7) corresponding to 12 double-FE-I4B
chip modules (for the planar sensors) and 8 single-FE-I4B chip modules (for the 3D sensors). In
total, there are 32 FE-I4B chips per stave, equivalent to 448 FE-I4Bs and ca. 12 million pixels to
be read out for the entire IBL.
The IBL readout electronics are designed to exploit the enhanced detector performance and
overcome the limitations present in ATLAS Pixel Run 1 syst m. The IBL readout system consists
of two 9U-VME cards: the Back-of-Crate (BOC) and Read-Out Driver (ROD) which implement
optical I/O interface and data processing, respectively (see figure 8). Each card pair processes data
received from a full IBL stave, corresponding to 32 FE-I4B data links working at 160 Mb/s, for a
total I/O bandwidth of 5.12 Gb/s. Moreover, the new ROD design implements dedicated Gigabit
Ethernet connections, thus enhancing the overall acquisition performance of the calibration runs.
Configuration and control of the read-out electronics are the main tasks of the ROD card. In order
to have new capabilities, a PowerPC (PPC) was embedded into the main ROD FPGA, a Xilinx
Virtex-5 (see figure 8). The PPC solution enhanced the control and monitoring performance; in
particular, a specific software task to recover the FE-I4B from SEU was developed and deployed in
2The nominal interaction point is defined as the origin of the coordinate system, while the beam direction defines the
z-axis such that z = x × y with x pointing to the center of LHC and y upwards. The azimuthal angle φ is measured
around the beam axis, and the polar angle θ is the angle from the beam axis.
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Figure 8. Schematic view of the IBL readout system. From left to right: the detector, the BOC, the
ROD and the calibration farm. All detector readout fibers are located at the back of the crate (BOC). New
user-pluggable connections (GBit Ethernet) are on the front side (ROD).
the system during Run 2.
Further details about the IBL detector layout and naming convention are covered in the Ap-
pendix, including the naming schemes used for the power system, the data-acquisition modules, the
sensors, and the front-end chips.
3 Global and pixel configuration memories
A 13 bit register is available to configure each pixel: it is comprised of a 1-bit enable flag, a
5-bit threshold tuning DAC (TDAC), a 4-bit time-over-threshold (ToT) tuning DAC (FDAC), a 1-bit
HitBus (input to logical OR of all pixel discriminator outputs in the matrix), and 2 bits for the
selection of the charge injection capacitor. The ToT represents the length of time that single pixel
discriminator is over threshold. It has a 4-bit resolution, in counts of an externally supplied clock,
nominally 40 MHz, that corresponds to the LHC bunch crossing (BC) time of 25 ns.
The pixel analog front end of FE-I4B is shown schematically in figure 9. Single DICE latches
are used to store bits within each pixel.
In data taking configuration, the output enable bit mostly stores ones, as most of the pixels are
enabled. However, a small fraction of pixels (tenths of a percent) corresponding to noisy pixels are
disabled during calibration. The TDAC value is centered around fifteen, and the FDAC value is
typically centered around seven. The capacitor selection bits are both set to one, and the HitBus
flag is set to one (meaning HitOr disabled).
The Global Configuration Memory, located at the end of the column area outside of the pixel
matrix region, is implemented as a memory block of 32 words of 16 bits (512 bits in total). The
– 7 –
Figure 9. Diagram of the FE-I4B analog pixel.
design used for this global memory is based on the triplication of the DICE latches to further
suppress SEU. Such triplication is not possible inside the pixel due to space constraints. The global
threshold, generated by a coarse and a fine DAC, is vital for proper chip functionality. Together the
two DACs give a unique Global DAC (GDAC) value that is typically tuned, along with local TDAC
registers, to achieve a target value of 2500 e− threshold for each pixel.
The occurrence of SEUs during data takingmodifies both single pixel and global configurations,
producing quiet pixels, noisy pixels, and introducing a general detuning of the FE-I4.
4 SEU measurements
The SEU cross section is equal to the total number of bit flips observed in the whole memory
(Nflips) over the proton fluence achieved during the test (Φ), and divided by the number of latches
implemented in the chip (Nlatches):
σ =
Nflips
Φ · Nlatches . (4.1)
4.1 Beam tests
Irradiation tests were carried out in 2012 using the IRRAD3 beam line of the Proton Synchrotron
(PS) Irradiation Facility [9] at CERN. The IRRAD3 provides a beam of 24GeV protons, and the
structure of the beam is defined by the operation cycle of the PS accelerator.
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During the irradiation testing, devices were oriented perpendicular to the radiation beam line.
The enable bits of all pixels were disabled before the test beam. The 0→ 1 transition of the pixel
enable bit causes a pixel to respond to charge injection. The test beam was periodically injected
and the number of active pixels was measured. The SEU cross section measured in the 2012 beam
test was 1.1× 10−15 cm2 [2] for a DICE latch implementation (FE-I4A, columns 60-75) that closely
matches the implementation in FE-I4B.
4.2 Analysis of cluster data from physics running
SEU effects can flip the enable bit of a pixel from 1 to 0, making the pixel quiet. The SEU flip of
a TDAC bit can lower the pixel threshold and make the pixel noisy. Therefore, the sensitivity of
DICE latches to SEU can be estimated by studying such quiet or noisy pixels.
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Figure 10. Occupancy of each pixel in the first 16 pb−1 of data of LHC fill 7018 from 2018, shown in the
most forward IBL ring on the negative-z side.
Figure 10 shows the occupancy of each pixel in one 3D module in the most forward IBL ring
(with a width of one FE-I4B chip) on the negative-z side. The data are extracted from randomly
triggered events in the first 16 pb−1 of LHC fill 7018 in 2018. Long pixels, which have more hits
than normal pixels, are not included in the sample. The average occupancy of one pixel in 16 pb−1
of data from this fill is about 155.
4.2.1 Quiet pixels
A pixel is defined to be quiet if it fired zero times in 16 pb−1 of data taking. Figure 11 shows the
fraction of quiet pixels versus integrated luminosity (L) in the 14 modules in the most forward IBL
ring on the negative-z side. The number of quiet pixels increases during data taking due to the
accumulation of pixels with a flipped enable bit. In two modules one can observe a fast drop in the
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Figure 11. Fraction of quiet pixels versus integrated luminosity in the fill 7018, shown in all 14 modules in
the most forward IBL ring on the negative-z side. The 14 modules are displaced clockwise around the beam
pipe with the first one at φ=−6.1°. Long pixels were removed from the analysis.
number of quiet pixels due to the reconfiguration of these modules. Module-to-module differences
in the initial number of quiet pixels indicate different fractions of silent pixels, which fire zero times
during the entire fill. The fraction of pixels that become quiet due to SEU is seen to increase linearly
with integrated luminosity. The dependence of the number of quiet pixels on luminosity was fitted
with a linear function p0 + p1 · L, where the mean p1 is (5.4 ± 1.3) × 10−3 fb.
The fraction of pixels that become quiet due to SEU (p1 · L) is equal to the ratio NerrorsNlatches in
Eq. 4.1. The pixel latch SEU cross section in FE-I4B is calculated with the “quiet-pixels-fraction":
σ =
p1 · L
Φ
(4.2)
The predicted flux of hadrons with energy above 20 MeV with PYTHIA/FLUKA [10]-[11]
simulations in the extreme outside 3D sensor IBL module isΦ = 0.91×1013 hadrons (energy above
20 MeV) cm−2 per 1 fb−1 [12]. The SEU cross section is calculated to be (0.60±0.14)×10−15cm2,
which is of the same order of magnitude as the test beam result.
4.2.2 Z-dependence of appearance of quiet pixels
Figure 12 shows the average fraction of quiet pixels in each chip ring after ∼480 pb−1 of data taking
in LHC fill 7018. It is compared with the PYTHIA/FLUKA simulation, which is normalized to the
average fraction in data.
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Figure 12. Average fraction of quiet pixels in each IBL chip ring after ∼480 pb−1 of data taking in
LHC fill 7018 of 2018, compared with PYTHIA/FLUKA simulations. Four points are missing due to the
reconfiguration tests described in section 6.2.
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Figure 13. Fraction of pixels in which enable bit 0 → 1 transition happens, as a function of the integrated
luminosity. Four different FE-I4B chips placed on various IBL 3D modules are studied in LHC fill 6356.
The numbering of the FE-I4B chips on 3D modules is in Ref. [13] and in the Appendix.
4.2.3 Measurement of the change of enable bit fraction during an LHC fill
A measurement of the change in the enable bit was carried out by disabling the output enable bits
of all pixels in four FE-I4B chips at the beginning of LHC fill 6356. The pixels firing at the passage
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of a charged particle indicate SEU-induced transitions of output enable bits. Figure 13 shows the
fraction of pixels, initially disabled at the beginning of the LHC fill, that are enabled by SEU. The
rate of increase in enable bit 0→ 1 transitions obtained during this LHC fill is consistent with the
increase rate of the quiet pixels in figure 11.
4.2.4 Broken primary clusters
The number of clusters produced by primary charged particles from a 13 TeV pp collision vertex
(referred to as “primary clusters") is proportional to luminosity [14]. Quiet pixels can cause clusters
to be broken. In the 3D modules, the average length of a primary cluster is nine pixels, so broken
clusters are a very sensitive probe of quiet pixels caused by a flip of the SEU enable bit from 1→ 0.
Figure 14(a) shows the center-to-center distance along the azimuthal direction (∆row) for all
pairs of clusters separated by a one-pixel gap along the z direction. The data shown is from the
most forward 3D module on the negative-z side, taken during the first Luminosity Block (LB) of
fill 5163 in 2016. If two clusters are separated by a one-pixel gap along z and ∆row is no larger
than three pixels, then these clusters are assumed to be broken from one long cluster. Background
where two clusters are close together due to random coincidence is flat in ∆row. This background
level depends on the cluster density. By requiring that the longitudinal length of the merged cluster
be consistent with a primary particle, broken background clusters from sources other than primary
particles can be excluded from the ∆row distribution [14]. The number of broken primary clusters
in each LB is obtained by fitting the ∆row distribution with a double-Gaussian describing the signal
and a first-order polynomial describing the background. The total number of primary clusters in
each LB is obtained by fitting the longitudinal cluster length distribution in Ref. [14].
Figure 14(b) shows the fraction of broken primary clusters versus integrated luminosity in fill
5163 from 2016, in the 8 rings of 3D modules. The 14 modules in the same ring have been studied
together to achieve higher statistics. Module-to-module differences in the initial number of broken
clusters indicate different fractions of silent pixels in the different rings. All of the rings show a
similar increase in the number of broken clusters with luminosity.
4.2.5 Noisy pixels
Noisy pixels are studied with the same LHC fill as above, and the analysis strategy is similar to that
used to study quiet pixels. A pixel is defined to be noisy if it fired more than 350 times during the
16 pb−1 slice of data taking.
Figure 15 shows the fraction of noisy pixels versus integrated luminosity in the 14 modules
in the most forward IBL ring on the negative-z side. We assume the pixels become noisy due to
a threshold decrease. In two modules one can observe a fast drop in the number of noisy pixels
due to the reconfiguration of these modules. How SEU effects make pixels noisy is explored in
section 4.3.
4.3 Noise due to TDAC MSB bit flip
The threshold in each pixel is determined by:
Threshold = f1(VthinAlt_Coarse) + f2(VthinAlt_Fine) + f3(TDAC · TdacVbp) (4.3)
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Figure 14. (a) ∆row for all pairs of clusters separated by a one-pixel gap along the z direction. The data
shown is from the most forward 3D module on the negative-z side, taken during the first LB of fill 5163 in
2016. (b) Fraction of broken primary clusters versus integrated luminosity in the same fill, in the 8 rings of
3D modules.
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Figure 15. Fraction of noisy pixels versus integrated luminosity in the fill 7018, shown in all 14 modules in
the most forward IBL ring on the negative-z side. The 14 modules are displaced clockwise around the beam
pipe with the first one at φ=−6.1°. Long pixels and region of L-shape noise were removed from the analysis.
VthinAlt_Coarse and VthinAlt_Fine are two 8-bit global registers for coarse and fine adjustment
of the global threshold. TdacVbp (8-bit global register) sets the step size of TDAC. The bits of the
global registers are not easily flipped, thanks to the use of triply redundant latches. This analysis
considers noisy pixels resulting from the bit flip of TDAC.
Figure 16 shows the fraction of noisy pixels as a function of pixel TDAC during empty bunches
of a typical LHC fill (6343 in 2017). TDAC values for each pixel are taken from the initial pixel
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Figure 16. Fraction of noisy pixels as a function of pixel TDAC during empty bunches of LHC fill 6343.
TDAC values for each pixel are taken from the initial pixel configuration. The pixels with more than 200 hits
in this fill are treated as noisy.
configuration. The pixels with more than 200 hits in this fill are defined as noisy. Low values of
TDAC correspond to high thresholds. The increase in the fraction of noisy pixels with initial TDAC
< 15 indicates that some pixels become noisy due to the SEU flip 0→ 1 of the most significant bit
(MSB) of TDAC, which lowers the pixel threshold by ∼1850 e−. No correlation of the noise with
FDAC values was observed.
4.4 Manual reproduction of the TDAC bit flip
To mimic an SEU on the MSB of TDAC, the MSB is set to 1 in the laboratory for all pixels on
an individual FE-I4B test chip, which has been tuned with a target threshold of 2500 e−. The chip
is bonded to a non-irradiated sensor. TdacVbp (step size of the least significant bit of the in-pixel
threshold tuning DAC) is set to 100. As shown in figure 17(a), the TDAC distribution is shifted
when TDAC MSB is set to 1 for all pixels.
Figure 17(b) shows the threshold distributions after the MSB of TDAC in each pixel is set to
1 and the module was retuned with TdacVbp=125. Thresholds below 500 e− cannot be measured
(due to a lower limit of the charge injection) and are defined to be 0. The threshold of some pixels
decreases due to a flip of TDAC-MSB.
The average noise occupancy distribution in figure 17 (c) is obtained with a noise scan 3 by
sending 3 × 107 triggers. Many pixels become noisy due to the threshold decrease caused by the
0→ 1 transition of TDAC-MSB. The FE-I4B module is more robust against SEUs when TdacVbp
is smaller, but some pixels cannot be tuned at low TdacVbp.
3Noise scan consists of reading out all pixels in the matrix without any charge injection.
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Figure 17. (a) TDAC distribution when TdacVbp is set to 100 and the threshold is tuned to 2500 electrons in
an FE-I4B chip (dash). To mimic an SEU on the MSB of the TDAC, the MSB is set to 1 (solid). The chip is
bonded to a non-irradiated sensor. (b) Threshold distributions after the MSB shift to 1 and the module was
retuned with a different TdacVbp=125. (c) Noise occupancies of each pixel after the MSB shift. The last bin
includes overflow pixels.
The fraction of noisy pixels is different among different chips. Could these differences be
explained due to the different TdacVbp values? In fact 99% of FE-I4B chips in the IBL have
TdacVbp=180. In particular, 13 out of 14 chips included in figure 15 have TdacVbp=180 (the
module denoted by black circles has TdacVbp=140). Therefore, differences in the fraction of noisy
pixels cannot be explained by different values of TdacVbp. These differences are partly due to the
differences in the mean TDAC values in the chip and probably also related to different offsets of the
effective global thresholds between the modules or to differences in the global noise levels.
4.5 L-shaped noise map in 3D sensor modules
One consequence of SEE effects in FE-I4B was the observation of an L-shaped noise structure in
reworked (∼50% of all) FBK-type 4 3D sensor IBL modules (See figure 18). On these 3D modules,
the output of the HitOr signal was accidentally wire bonded to the flex cable attached to the back
side of the sensor. On the FBK sensors, the metallization on the back side is not continuous, but
has a grid-like structure, which allows some cross talk from the HitOr line on the flex cable into
the 3D sensor. Normally the HitBus outputs are disabled, so during laboratory and low luminosity
4Modules with 3D sensors produced at FBK factory [5].
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Figure 18. (a) Image of the flex cable with L-shaped HitOr line attached to the sensor. (b) The map (columns
versus rows) of L-shaped noise in the reworked FBK-type 3D IBL module LI-S14-C-M4-C8-2 accumulated
by random triggers during empty bunches of LHC fill 6239 with integrated luminosity 0.13 fb−1.
runs this cross talk was not observed. But during high luminosity runs, several HitBus bit flips are
produced by SEE effects, and the signals on the HitOr flex cable line induce cross talk signals in
the pixels under this line with this particular L-shape. This effect has no visible consequence for
physics, because the 3D modules are outside the tracking acceptance of |η | < 2.5, but it provides
several lessons for future detectors: to use full backside metallization in the sensor, to avoid close
contact of flex cables with the sensors, and to remove unused wire bonds between the chip and the
cables.
5 Read-back measurements
The FE-I4B provides the functionality to read back the content of the DICE latches by copying
the latch content in the Shift Register (SR) for each double column and transmitting it back to the
Readout Drivers (RODs). The SEU measurement scheme is to write to a register in the device
being tested, let a certain fluence of particles traverse the device, and then read back the register.
5.1 Single pixel configuration read-back measurements
The fraction of pixels in which the bit state flips (Ni (0)−NiNi (i = 0, 1)) after taking data of integrated
luminosity L depends on the probability of 0→ 1 (P0→1) and 1→ 0 (P1→0) transitions:
N1(0) − N1
N1
= P1→0 · L (5.1)
N0(0) − N0
N0
= P0→1 · L (5.2)
In figure 19, the status of TDAC-bit2 in each pixel is checked at the beginning of LHC fill 6371
and after about 150 pb−1 of data for 3D sensors and after the end of LHC fill for planar modules,
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Figure 19. Fraction of pixels in which TDAC-bit2 flips, measured at the beginning of LHC fill 6371 and after
about 150 pb−1 of integrated luminosity for 3D modules and after the end of LHC fill for planar modules. (a)
0→ 1. (b) 1→ 0.
respectively. Read-back cannot be performed while a FE receives trigger signals, so there are only
two read-backs for planar modules: before the start of the collisions and after beam dump. The
intermediate point is from 3D modules. The read-back for 3D modules were done more frequently,
because 3D modules are outside tracking acceptance of |η |<2.5, so for small number of runs we
could remove 3D information. The first point is zero by construction. P0→1 and P1→0 are extracted
from these measurements. This procedure allows for an independent measurement of the SEU
probabilities for each of the 13 pixel latches.
The 0→ 1 and 1→ 0 transition probabilities have been measured for the pixel latch memories.
Only the results of the latches most important for DAQ operations are reported. In figure 20 (a), the
P0→1 of output enable bit has not been calculated because most of the pixels are enabled initially. In
figure 20 (b) and (c), the 0→ 1 transition appears to be more frequent by a factor of ∼ 5with respect
to the 1 → 0 transition for the FEs investigated. The simulation of the SEUs in DICE memories
[15], [16], [17] demonstrates that the dominant effect comes from glitches on the LOAD signal.
The LOAD signal stores into the DICE latch the current content of the SR. In this case, the polarity
of the transition depends on the actual values stored in the SR. The last bit (out of 13 bits) loaded
into the SR is the output enable bit. As the enable bit is usually 1, this favors 0→ 1 transitions.
These asymmetries were studied in detail during LHC fill 7334 with the read-back method.
The probability of a pixel memory bit flip strongly depends on the value stored in the input Shift
Register. Pixel memory read-back results and chip simulations confirm that the FE-I4B SEEs are
dominated by Single Event Transient effects (SET), which create fake LOAD signals. 0→ 1 flips
in pixel memory are dominant when the SR is loaded with 1, and 1→ 0 flips are dominant when SR
is loaded with 0. If the glitches on the LOAD line are created in the transistors close to the memory
cell, only one bit is reloaded, but if the glitches are created in the transistors upstream, several bits
could be reloaded simultaneously. The average rate of the SEU/SET bit flips in pixel memory of
FE-I4B per fb−1 was studied in LHC fill 7334 as a function of the chip number. In figure 21 (a),
the Shift Register (SR) was set to 1, and 0 → 1 flips dominate due to the SET on the LOAD line,
while low rate 1→ 0 flips are due to real memory SEU. In figure 21 (b), the Shift Register was set
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Figure 20. The probability for a latch to undergo a 0 → 1 or 1 → 0 transition measured for the output
enable bit (a), TDAC-MSB (b), and FDAC-MSB (c) for FE-I4B in each planar module from negative-z side
to positive-z side. The P0→1 is not present for the output enable bit because almost all pixels in FE-I4B have
this bit set to 1, and a measurement of such transition is not possible for this latch.
to 0, and 1→ 0 flips dominate. The values of the Shift Register are refreshed several times during
the LHC fill. The extrapolation of the measurement of the SEU rate with 24 GeV protons at CERN
PS is shown with a blue line in figure 21 (b). During the CERN PS measurement, the value of
the SR was not refreshed, which may explain the higher rate of bit flips due to SET contributions.
Figures 21 (a) and (b) present different chips at slightly different locations, so part of the difference
may come from chip-to-chip process variations, tuning, and particle flux differences.
Simulations of SET effects in DICE memories [15], [16], [17] demonstrate that most of the
SET on the LOAD line are produced by heavy ionizing particles simultaneously crossing the pair
of transistors T1 and T2 (or alternatively T3 and T4). Unfortunately, in the current implementation
of the DICE latch (see figure 1) in FE-I4B, the transistor T1 is close to T2, and transistor T3 is close
to T4. Correlated glitches created by the same particle in both transistors are therefore relatively
probable. In the same simulations, it was shown that one can considerably reduce these glitches by
increasing the distance between the transistors T1-T2 and T3-T4.
In the same fill, the average rate of the SEU/SET bit flips in pixel memory was studied as a
function of the bit number (0-12). In figure 22 (a), the Shift Register was set to 1, and 0→ 1 flips
dominate due to the SET on the LOAD line, while low rate 1→ 0 flips are due to real memory SEU.
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Figure 21. In figure (a), the Shift Register (SR) was set to 1, and 0→ 1 flips dominate due to the SET on
the LOAD line, while low rate 1→ 0 flips are due to real memory SEU. In figure (b), the Shift Register was
set to 0, and 1→ 0 dominate. The values of the Shift Register are refreshed several times during the fill.
In figure 22 (b), the Shift Register is set to 0, and 1→ 0 flips dominate. Flips in bit-8 (HitBus) are
twice as frequent, probably due to specific layout of that memory bit.
Figure 23 shows the distribution of SEU/SET bit flip multiplicity in pixel memory of FE-I4B
for the fill 7334 (integrated luminosity 0.35 fb−1, peak luminosity 1.1×1034 cm−2 s−1). In figure 23
(b), the Shift Register state was set to the opposite of the memory content, and bit flips are mainly
due to SET on the LOAD line. Each pixel has 13 local memory bits, so multiple bit flips per pixel
could be a sign of glitches on the common LOAD line. For example, the glitch generated on the
LOAD line before the fan-out to 13 LOAD lines of DICE latches (see figure 1) may result in the
synchronous bit flip of many bits (up to 13). The distributions are peaked at one bit flip per pixel,
which indicates that the glitch on the LOAD line is mainly specific to each DICE latch bit. However
the long tail in the multiplicity distribution may be a sign of small contributions from glitches
common to several bits. In figure 23 (a), the Shift Register is set to the same value as the memory,
so the bit flips are mainly due to true SEU.
5.2 Global register configuration read-back measurements
During LHC fill 7333 the values of the Global Configuration Memory were read back several times
and compared with the initial setting. In figure 24, the cumulative fraction of SEU/SET bit flips
in the Global Configuration Memory of FE-I4B is shown as a function of integrated luminosity.
The high rate of 0 → 1 flips is probably due to SET on the LOAD line with register value 1. The
pattern 0xFFFF was loaded last into the register. The values of the register are refreshed several
times during the fill. No 1→ 0 real SEU transitions were observed during the fill due to the triply
redundant memory design.
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Figure 22. Average rate of SEU/SET bit flips in pixel memory of FE-I4B per fb−1 in LHC fill 7334, as a
function of bit number (0-12). In figure (a), the Shift Register was set to 1, and 0 → 1 flips dominate due
to the glitches on the LOAD line, while low rate 1→ 0 flips are due to real memory SEU. In figure (b), the
Shift Register was set to 0, and 1→ 0 flips dominate. The extrapolation of the measurement of the SEU rate
with 24 GeV protons at CERN PS is shown with a blue line. During the CERN PS measurement, the value
of the SR was not refreshed, which may explain higher rate of bit flips due to SET contributions.
5.3 SEE cross sections
For the calculation of SEE cross sections, we use the average prediction of the flux of hadrons with
energy above 20 MeV 5 in the two outer 3D IBL modules: 91.0 × 1011cm−2fb−1 [12]. This flux
was calculated from 13 TeV proton-proton minimum bias events generated using PYTHIA8 [10],
applying the A3 6 tune to ATLAS data, and using NNPDF23LO Parton Density Functions (PDF)
[19]. The flux of hadrons in the ATLAS detector was simulated using FLUKA version 2011.2x
particle transport code [11]. The systematic error on the hadron flux was estimated to be ∼ 30%
[12].
In table 1, we summarize the measured rates and SEE cross sections. The rates presented are
averages over all available chips and 12 pixel memory bits, excluding the HitBus bit (which shows
abnormal rates related to the special layout interconnecting all pixels in the matrix). The systematic
errors on the SEE rates were calculated from the RMS spread of the rates in different IBL chips and
in different pixel memory bits for SEU and SET dominated samples. SET cross sections are greater
than SEU cross sections by a factor of 10. Some differences in 0 → 1 and 1 → 0 transitions are
observed, but fall within the present systematic errors. These variations are related to differences
in the geometrical positions of the chips, differences in process variations, and differences in the
5The choice of 20 MeV hadron energy cut was justified in [18] by effective reduction of SEU effects below this
energy.
6A3 is one of the tunes of PYTHIA8 Monte-Carlo generator to the ATLAS LHC data.
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Figure 23. Distribution of SEU/SET bit flip multiplicity in pixel memory of FE-I4B. In figure (a) the Shift
Register is set to the same value as the memory, while in figure (b) the state of the Shift Register was set to
the opposite of the memory content.
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Figure 24. Cumulative fraction of SEU/SET bit flips in the Global Configuration Memory (GCM) of
FE-I4B as a function of integrated luminosity in LHC fill 7333.
mixture of SEU and SET effects.
The measured cross sections are compatible with the cross sections measured with 24 GeV
protons at CERN PS. So for future HL LHC experiments, measurement of SEE cross sections
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Beam, SEE type Transition SR Rate per fb−1 [%] Cross-section
value (stat./syst.) 10−15 cm2
LHC: mainly SEU 0→ 1 0 0.22 ± 0.01 ± 0.09 0.24 ± 0.13
LHC: mainly SEU 1→ 0 1 0.46 ± 0.01 ± 0.19 0.51 ± 0.26
LHC: mainly SET 1→ 0 0 3.07 ± 0.02 ± 0.80 3.39 ± 1.34
on LOAD line
LHC: mainly SET 0→ 1 1 4.68 ± 0.03 ± 1.21 5.16 ± 2.04
on LOAD line
24 GeV protons 0→ 1 0 n.a. 1.10
Mostly SEU with
some SET admixture
Table 1. Summary of measured rates and SEE cross sections.
using the 24 GeV proton PS beam is recommended, and special attention should be paid to the
optimization of chip design not only against SEU, but also against SET effects.
6 Recovery of bits flipped by SEU
Data that is being assembled into an event fragment frommultiple sources becomes de-synchronized
when the constituent components actually belong to different events. Such de-synchronization can
happen at module level (between FEs), or at readout level (between modules). For this reason, every
5 s, the ATLAS Central Trigger Processor (CTP) sends an Event Counter Reset signal (ECR) inside
a 2ms time window without triggers. The ECR command gets propagated from the various sub-
detector readout systems to the corresponding FEs in order to regularly re-synchronize the entire
readout chain. The IBL DAQ system exploited the 2mswindow to perform regular reconfigurations
of the FE-I4B registers; only the global registers were reloaded regularly, while the reconfiguration
of single pixel registers was only tested in a few runs. A short description of the software/firmware
procedure is described in sections 6.1 and 6.2.
6.1 Global register reconfiguration
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Abstract 
Latches based on the Dual Interlocked storage Cell or 
DICE are very tolerant to Single Event Upsets (SEU). 
However, for highly scaled processes where the sizes continue 
to decrease, the data in this latch can be corrupted by an SEU 
due to charge sharing between adjacent nodes. Some layout 
considerations are used to improve the tolerance of the DICE 
latches to SEU and especially the influence of sensitive nodes 
separation is tested for DICE latches designed with a 130 nm 
process. 
I. INTRODUCTION 
The requirement for total dose tolerance for the ATLAS 
pixel detector has been estimated to 50 Mrad. Because of this 
high level of irradiation, the performance of the innermost 
layer of ATLAS pixel d tector, the so-called b-lay r, will start 
degrading after 2-3 years of LHC working. So, it is proposed 
to upgrade the b-layer detector. For this purpose, 
improvement in the electronic design of the pixel fro t end is 
under study and development using the 130 nm process [4]. 
At the time of the b-layer replacement, the level of 
radiation will be 3 times higher than at the start of the LHC. 
The total dose is estimated to reach 150 to 200 MRad and 
peak fluencies are close to 1x108 particles/cm²/sec. 
In principle, the commercial 130 nm process used to 
design the front end chip is less sensitive than older process 
generations to the effect of the total ionizing dose and 
irradiation tests made on individual devices are very 
promising. 
However, we have to consider carefully the SEU for this 
highly scaled process. In fact, the device dimensions are small 
and the capacitance of storage nodes becomes lower. The 
supply voltage needed is low (1.0 V to 1.4 V for the 130 nm 
process). The critical charge needed to provoke an upset 
becomes lower than in older processes and digital designs 
become less tolerant against SEU. 
Traditional flip flops are not suitable to be used in the 
b-layer environment. D flip flops based on the dual 
interlocked cell (DICE) latches have redundant storage nodes 
and restore the cell original state when an SEU error is 
introduced in a single node [5]. The probability that multiple 
nodes are affected by an upset is low, making the DICE latch 
less sensitive to SEU. However, as the device size shrinks, the 
space between critical nodes is reduced. The redundancy 
becomes less efficient because of the charge sharing between 
sensitive nodes of the DICE latch. For this reason, some 
hardened by design (HBD) approaches are used to reduce the 
effect of charge sharing. 
A 130 nm test chip has been designed in order to study the 
effect of some layout techniques on the tolerance to SEU. 
Layout considerations are based on spatial separation of 
critical nodes, isolation techniques like isolated wells and 
guard rings and cell interleaving. Some prototype layout 
structures have been investigated in order to develop some 
rules to follow in the new design of the front end IC 
developed for the b-layer replacement. 
II. DICE LATCH STRUCTURE UNDER TEST 
A. DICE Structure 
The DICE latch structure is shown in Figure 1. It is based 
on the conventional cross coupled inverter latch structure. The 
4 nodes X1 to X4 store data as 2 pairs of complementary 
values. 
X1 X2 X3 X4
load
inb
load
in
MN1
MP1
MN2
MP2
MN3
MP3
MN4
MP4
out
outb
 
Figure 1: DICE latch structure 
For example, when the stored data are 0 then X1-X2-X3-
X4 = 0101 and particularly X1 is low and X4 is high. If we 
assume a positive upset pulse on the node X1, the transistor 
402
• X1 0    1 flip 
• MP2 and MN3  
blocked 
• X2-X3 preserve  
correct information
DICE SEU if (X1-X3) 
or (X2-X4) are flipped
• Schematic data-taking readout bit stream in ATLAS  
‣ Pixel and IBL detector receive a particular bit-stream with instructions from 
ATLAS Central Trigger Processor 
‣ The Level-1 Accept (L1A) signal triggers the readout of the hits from the FE-
I4 
‣ The Bunch Counter Reset (BCR) keeps the synchronisation between the 
readout and the bunches orbit 
‣ The Event Counter Reset (ECR) triggers a reset of the counters of the Pixel/
IBL readout 
• Continuous re-configuration of DICE latches 
‣ Possible to exploit ATLAS read-out data stream and timing to reconfigure 
IBL detector without causing dead-time 
‣ Every 5s, at the ECR arrival, IBL do not receive triggers for 1ms 
‣ Ad-hoc bit-stream containing Global and (partial) Pixel re-configuration 
instructions is inserted right after ECR, before the re-start of the actual 
data taking 
• IBL Detector fully reconfigured within 10 minutes 
• Exploits synergy of IBL read-out software and firmware 
• Safety of the hardware with respect to current 
transients has been assessed
• Fro t End I4 (FE-I4) Configuration 
‣ Global Configuration (32 Registers of 16 bits) + Pixel 
Configuration (13 Registers per Pixel) stored in Dual 
Interlocked CEll (DICE) based memory 
‣ These r gisters contr l output enable (hit Enable), local 
threshold (5-bit TDAC) and local feedback current for Time 
Over Threshold response (4-bit FDAC) 
• Single Event Upset (SEU) 
‣ The state of memory can be altered due to ionising and non-
ionising radiation damage 
‣ On-chip memory corruption lea s to wr n  op ration of the 
FE-I4, d tuning, increa e of noise, reducti n of hit-
efficiency 
➡ Peilian’s Poster on SEU measurements in IBL 
‣ During data-taking operation in ATLAS, SEUs accumulate 
as function of time 
• Read Back of chip configuration 
‣ Both global and local configuration can be read back 
from the chip at any time by sending instructions to the FE 
‣ Performing read back at different moments of the data-taking 
gives information on the amount of memory corruption
Fig. 2: DICE latches structure [2]
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Fig. 2. Schematic view of the IBL readout system. From left to right the detector, the BOC, the ROD and the calibration farm. All
detector and readout fibers are located at the back of the crate (BOC). New user-pluggable connections (GBit Ethernet) are on the front
side (ROD). Thi configuration al ows easy protection of c itical c nnections within the crate by an inte lo ked door on he backside
of the racks.
front-end is done via two commercial SNAP12 4 RX modules while configuration data are sent either by
a SNAP12 TX module or a TX plugin like the ones used on the current BOC. The Spartan-6 devices will
replace all the functionality of the former custom made hardware (BPM encoding, synchronization, variable
delays). The S-Link connection is established via Small Form-factor Pluggable 5 (SFP) transceivers. The
configuration of the two Spartan-6 devices is handled by a third Spartan-6 (LX75T). As the IBL will return
a balanced 8b/10b encoded stream at 160 Mbit/s per link, the new receiver circuitry can implement several
advantages over the previous system:
• AC coupled receiver logic: due to the balanced encoding, the receiver circuitry can run AC coupled. It
therefore delivers a bias free stream, automatically adapting to subtle changes in the data transmission
line.
• Transition based code: regular transitions within the received stream allow to automatically synchro-
nise the received data with a local clock, embedding standard synchronisation techniques into the
BOCs central programmable device.
• Bytewise encoding: the receiver can be split into an 10b/8b decoder, delivering bytewise output and a
formatting section, knowing the frontend data coding scheme. Therefore the individual logic blocks
will get simpler in structure and easier to debug.
As for the detector link, the S-Link on the BOC will be implemented directly on the FPGAs and will support
twin-channel operation to provide the data stream also to a Fast Track Trigger [9] when needed. In the BOC
prototype one of the Spartan-6 conn cts to a s ngle 1 × 4 SFP c ge instrumented wi h 4 MGTs 6 while the
second one connects to a quad opto-transceiver (QSFP7). The total data throughput (640 MByte/s) is 4 times
larger than that of the existing BOC. For the interface to the ROD a so far unused connector (J0, 19×5 lines)
was added and the data rate increased to 80 Mbit/s. New f atures are a Gbit Ethernet interface, 512MByte
of DDR2 memory for each FPGA and an Embedded Local Monitor Board [10] to check temperatures and
humidity.
4SNAP12: 12 Channel Pluggable Optical Module MSA, Rev. 1.1, May 15 (2002).
5Small Form-factor Pluggable
6Multi Gigabit Transceiver
7QSFP, Zarlink ZL60505MKDB
Fig. 3: Schematic view of IBL Readout [3]
• The amount of SEUs in the IBL FE-I4 has been measured 
by reading back the configuration stored on-chip 
• Agreement with test-beam and noisy/quiet pixels 
measurements 
• Significant different between 0to1  and 1to0 bit flip 
transistions 
• Dedicated Software and Firmware have been developed 
and deployed in the detector to restore the full 
configuration every 10 minutes
• 14 Staves around at a radius of 
3.3cm from interaction point 
• 12 planar modules (2 FE-I4) and 8 
3D modules (1 FE-I4) per stave 
• FE-I4 Chip  
  - 80 x 336 pixels  
  - 250 µm x 50 µm
indicated in Fig. 4. The reason for including 3D-sensors in the IBL is
the expected superior radiation hardness due to the decoupling of
the sensor thickness from the drift distance of the charges. How-
ever the radiation testing in the R&D phase showed no improve-
ment in radiation hardness compared to the planar sensors.
Each individual production part of IBL has passed an intense
Quality Assurance test (QA) prior to its further integration. The IBL
modules are the smallest individually functional unit of the de-
tector and passed a full performance validation before being loa-
ded to the staves. A total number of 20 staves were been equipped
with modules, out of which 18 have been fully qualified [8]. During
this stave QA the discriminator threshold of the full stave has been
adjusted to equivalent signals at its input between 3000e and
1500e. This corresponds to a signal over threshold of about 5.3 and
10.7, as the expected signal before significant radiation damage
occurs is in the order of 16,000e. The resulting threshold dis-
tribution is an important performance characteristic of the IBL
detector. Fig. 5 presents the threshold distribution as a function of
the chip position along all the staves. The threshold is well ad-
justed independent of the chip position, with a maximum devia-
tion from the 1500e target below 2.7% (< e40 ).
The fraction of faulty pixels is measured on each stave using
high statistics radioactive source tests and noise hit probability
measurements. The pixels showing a failure in any of the tests are
counted and the fraction of faulty pixels is computed for each
readout-chip. The acceptance criteria for IBL staves is set to a
fraction of faulty pixels below 1%. All fully qualified staves fulfill
this criteria, see Fig. 6. The staves are ranked based on the η-
weighted fraction of faulty pixels and the best ranked 14 staves are
integrated on the beam pipe. As shown in Fig. 6, the 14 integrated
staves have only 0.09% faulty pixels, demonstrating the excellent
quality of the IBL in terms of operational channels.
After the integration of each stave nto the Inner P sitioning
Tube (IPT) a quick functionality validation test has been performed
without the possibility of cooling the staves. No performance de-
gradation has been observed. The noise distribution as a function
of the chip position in this measurement is shown in Fig. 7. The
average noise of the planar modules is between 120e and 130e.
The 3D sensors have a higher detector capacitanc , leading to a
noise of ∼180e. The slightly higher noise of the modules on the
A-Side originates from the slightly higher detector capacitance of
the FBK sensors, and the fact that the FBK modules are mainly
loaded on the A-side, while the CNM modules are mainly loaded
on the C-side.
4. IBL insertion and commissioning in the ATLAS detector
On May 7th of 2014 the IBL detector and the new beam pipe
were inserted into the ATLAS Pixel Detector, which had been
Fig. 4. Top: 3D rendering of the IBL detector with its 14 staves (some staves re-
moved to make the module side of staves visible). Bottom: Sketch of the loading
scheme of the different module types on the IBL staves.
Fig. 5. Average threshold distribution for all 18 staves as a function of chip number
[8]. The 3D modules correspond to the positions C8-2 to C7-1 and A7-1 to A8-2.
Fig. 6. Average bad pixel ratio distribution as a function on η for loaded and un-
loaded production staves [8].
Fig. 7. Average noise distribution for all 14 integrated staves measured after as-
sembly of the full detector package on the surface. The discriminator thresholds
settings obtained during the stave QA have been used for this measurement [5].
M. Backhaus / Nuclear Instruments and Methods in Physics Research A 831 (2016) 65–70 67
Fig. 1: 3D rendering of Insertable B-Layer [1]
• Evolution f pixel 
configuration 
‣ Read back p rformed at the 
beginning, during and at the 
end of an LHC Fill 
‣ The configuration at a certain 
time depends on both the 
transitions  
‣ If only considering one type of 
transitions: 
 
• Bit-Flip cross section 
results 
‣ Observerd significant difference 
between the 0s and 1s 
transitions cross section 
‣ Results are in agreement with 
quiet / noise pixels 
observations and beam test 
results [quantify] 
‣ FE by FE difference can be 
addressed by slight difference 
in front end powering and 
configuration mode
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Figure 25. Reconfiguration mechanism at ECR timing for refreshing of global and pixel registers.
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The first implementation of periodic reconfiguration every 5 seconds on the IBL FEs was
officially released in ATLAS data taking in August 2017, when the instantaneous luminosity was
up to 1.6 × 1034 cm−2 s−1. In this version, only the global registers of the IBL FEs are reloaded. A
full schematic of the reconfiguration action is shown in figure 25.
This action is taken as soon as an ECR signal sent by the CTP reaches the IBL readout
electronics. In particular, each IBLROD is responsible for detecting the ECR signal and propagating
it downstream to the corresponding portion of IBL FEs. During the next 1 ms period the ROD
inhibits the actions of the CTP signals on the FE-I4B serial lines, including the Bunch Counter
Reset signal (BCR), which is broadcast by the CTP every LHC orbit (11 kHz frequency). At the
same time, the BOC card, which provides the optical communication interface between the ROD
and the modules, detects the ECR and appends to it a sequence of configuration commands, one
for each of the 36 FE-I4B global registers. The BOC card has the ability to store the values of each
single GR for each FE-I4B in its FIFOs, and it can send a customized stream to all of the modules
in parallel. The on-ROD software (running in the PPC), must load the BOC FIFOs at the beginning
of each run or whenever there is a change in the module configuration.
The entire procedure of reconfiguration must not last more than 1ms, since the ATLAS CTP
will start triggering again after this time interval. A total of 110 µs is needed to complete the global
register reconfiguration.
The main positive effects of the the global register reconfiguration (LV current and hit occu-
pancy stability) have been described in section 1 and are visible in figure 3. Furthermore, this
procedure significantly reduces the dead time in ATLAS caused by FE-I4B misconfiguration.
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Figure 26. Number of low voltage current drops (a) and spikes (b) per fb−1 in LHC fills in July through
September of 2017. Relative LHC fill number is shown on the horizontal axis. Starting from relative fill
number 22 (LHC fill 6090), the reconfiguration of the FE-I4B was implemented in all staves, and no drops
(spikes) are observed from this fill forward. In relative fills 11-21 (LHC fills from 6044 to 6089), a test of the
FE-I4B reconfigurations was performed in some parts of the IBL. This resulted in more fills without current
drops (spikes) compared to the earlier fills when no regular reconfiguration was implemented.
Following the implementation of the global register reconfiguration procedure, the occurrence
of drops and spikes in the LV current is dramatically reduced. Figure 26 shows that no drops
or spikes are observed after relative fill number 22 (LHC fill 6090, 16 August 2017), when the
– 23 –
procedure was fully implemented. 7
6.2 Single pixel latch reconfiguration
The continuous FE-I4B global memory reconfiguration at ECR has been demonstrated to be very
effective for ATLAS data taking. For this reason, the regular reconfiguration of single pixel
latches was also investigated. Unfortunately, there is not enough time in the ECR time window to
reconfigure all pixel latches at once.
The solution implemented addresses up to three latches of one pixel double column at each
ECR. In total the FE-I4B hosts 13 pixel latches and 40 double columns; only 11 out of 13 latches
(Enable, HitBus, TDAC and FDAC) are regularly reconfigured because of their direct impact on
noise and quiet pixels. Any relevant pixel latch is reconfigured every ∼130 ECRs (meaning a full
reconfiguration every ∼11 minutes). The HitBus latch is actually refreshed more often than others,
since a uniform value must be loaded in the entire chip; this bit can indeed be loaded in parallel in all
the pixels using a different register writing modality. Unlike the global reconfiguration, a different
BOC FIFO content is required at each ECR, since a different group of latches and a different double
column are addressed every time. This implementation required a more intense use of the on-ROD
PPC. The automatic reconfiguration of the pixel latches was carried out only in few test runs in July
2018 for a relevant portion of the detector (all the IBL FEs located at η = ± 2.8, corresponding to
IBL DAQ modules in position A7 and C7). Unfortunately, due to some instabilities in the on-ROD
PPC software, this implementation was only used for test runs and was not fully deployed for the
remaining LHC Run 2 period.
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Figure 27. The noise occupancy in IBL 3Dmodules as a function of integrated luminosity with and without
the mechanism of pixel register reconfiguration at ECR.
7Current drops (or spikes) of 1.5% in four chip modules are counted if they last longer than 100 seconds and occur
during LHC fills longer than four hours. The first and the last half hour in each fill are excluded to avoid edge instabilities.
To suppress current drops (or spikes) due to ROD configurations and luminosity fluctuations, we also require the drop
occur in only one IBL module during in a ± 20 min interval.
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Figure 27 shows the noise occupancy (the number of hits per pixel per event) in IBL 3D
modules as a function of integrated luminosity with and without the mechanism of pixel register
reconfiguration at ECR timing. The mechanism is adopted for modules at A7 and C7 and is
not deployed for those at A8 and C8. Figure 27 is made from the calibration PixelNoise stream,
where random data are taken with empty, isolated bunches. The data points include statistical error
bars. Without the mechanism of pixel register reconfiguration, SEUs cause an increase in the noise
occupancy during the run. When the reconfiguration mechanism is adopted, the noise decreases as a
function of integrated luminosity. This is because the reconfiguration is performed every 11minutes
for the same pixel registers, but the time required to accumulate the same amount of integrated
luminosity becomes longer during the run due to the decrease of instantaneous luminosity.
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Figure 28. Fraction of quiet (a) or noisy (b) pixels versus integrated luminosity in fill 7018 from 2018,
shown in the eight 3D IBL η rings. Long pixels and pixels in the region of L-shape noise were not used in
the analysis.
Figure 28 (a) ((b)) shows the fraction of quiet (noisy) pixels as a function of integrated lumi-
nosity in the eight IBL η rings in the LHC fill 7018 of 2018. The data are extracted from randomly
triggered events, as discussed in section 4.2. In the modules without regular reconfiguration, more
pixels become noisy or quiet during data taking due to SEU. In the modules reconfigured every 11
minutes, the fraction of noisy or quiet pixels is more stable.
Figure 29 shows the fraction of broken primary clusters as a function of integrated luminosity
in fill 7018 from 2018, in the eight rings of 3D modules. The 14 modules in the same ring have
been studied together to achieve higher statistics. The four rings of 3D modules without regular
reconfiguration show a similar increase in the rate of broken clusters. The four rings of 3D modules
with regular reconfiguration show a similar decrease in the rate of broken clusters. This is because
the full reconfiguration occurs every 11 minutes, and more time is needed to accumulate the same
amount of luminosity at later times when the instantaneous luminosity is lower. The modules on
IBL stave 6 were reconfigured after ∼320 pb−1 of data were collected. This corresponds to the
changes of slope in the modules without reconfiguration.
Figure 30 (a) shows the average hit ToT from single-pixel clusters as a function of integrated
luminosity in the LHC fill 7018 from 2018, in the eight 3D IBL η rings. In the modules without
regular reconfiguration, the average ToT increases because more pixels become noisy due to SEU.
In the modules reconfigured every 11 minutes, the average ToT is more stable. To confirm that the
– 25 –
]-1Integrated Luminosity [pb
0 100 200 300 400 500
Fr
ac
tio
n 
of
 B
ro
ke
n 
Pr
im
ar
y 
Cl
us
te
rs
0.05
0.1
0.15
  
    
  w/o reconfig
w/ reconfig
ATLAS Pixel
= 13 TeVs
LHC Fill 7018 (2018)
Figure 29. Fraction of broken primary clusters versus integrated luminosity in fill 7018 from 2018, shown
in the eight rings of 3D modules.
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Figure 30. (a) Average hit ToT of fired pixels from single-pixel clusters for eight 3D IBL η rings versus
integrated luminosity. (b) Average hit ToT of fired pixels from single-pixel clusters for eight η rings, excluding
noisy pixels.
increase of ToT is due to noisy pixels, the average hit ToT is studied with noisy pixels excluded
(noisy pixels are identified in figure 28 (b)). Figure 30 (b) shows that the average ToT in the modules
without regular reconfiguration is more stable after excluding noisy pixels, which proves that the
increase of ToT during the fill is almost fully correlated with noisy pixels caused by SEU in TDAC
MSB. The detuning of pixels due to SEU in FDAC causes the ToT to get smaller or larger. Due
to the dominance of 0→1 transitions we expect an increase in FDAC values more often than a
decrease, but the effect is small and not visible on figure 28 (b).
Figure 31 shows the standard deviation of the average ToT per pixel after noise subtraction
versus integrated luminosity in the LHCfill 7018 from 2018, shown in the eight rings of 3Dmodules.
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Figure 31. Standard deviation of the average ToT per pixel after noise subtraction versus integrated luminosity
in fill 7018 from 2018, shown in the eight rings of 3D modules.
In the four rings without reconfiguration we observe the increase of the standard deviation, probably
due to the flips of FDAC bits.
7 Conclusion
The ATLAS Pixel detector, including the IBL, was operated efficiently at high luminosity, and SEUs
were observed at rates close to the expectation based on previous tests in 24 GeV proton beam.
SEUs in the global and local pixel configuration memories of FE-I4B chip were observed during
LHC fills and had several consequences: module de-synchronization, current jumps, dead modules,
quiet pixels, noisy pixels, broken clusters, etc. By read-back measurements and simulations of
the electronics, it was demonstrated that SETs on the LOAD line of the DICE latch dominate the
memory flips. These SETs explain the apparent asymmetries of 0→ 1 and 1→ 0 transitions.
Starting in 2016, some of the effects of SEU/SET were mitigated by occasional manual or
automatic reconfiguration of problematic modules. The impact of SEUs on the global configuration
was mitigated in 2017 by refreshing the global memory every 5 seconds; this was syncronized with
ECR and therefore resulted in no additional dead time to ATLAS. It was demonstrated in a few
test runs in 2018 that gradually refreshing local pixel memory during ECR reduces the number of
noisy and quiet pixels and broken clusters. We plan to introduce this local memory refreshing in all
IBL modules in 2021 for LHC Run 3 and therefore improve the performance with potential future
increases of the LHC luminosity.
The operational SEU/SET experience with FE-I4B was also used to inform the design of the
next generation of LHC pixel front end chip FE-RD53 [20], [21]. High frequency refreshing of
all global and local memories (sometimes referred to as trickle configuration) is embedded in the
design of this chip. The RD53 command protocol permits sending configuration and sub-circuit
reset instructions concurrently with data acquisition triggers, without incurring dead time.
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Figure 32. Schematic for a full stave of the module and FE-I4B layout, as well as the DCS/power system
modularity. The FE-I4B chips are labelled as A(C)X-Y where X runs from 1 to 8 towards the high |η |
direction, and Y is 1 or 2. A(C)7 − 1/2 and A(C)8 − 1/2 are single-chip 3D modules. The DCS modularity
is shown as M1A(C) through M4A(C). The NTCs measure the temperature of each DCS module group.
A Description of IBL detector notations
In this appendix we will give a short description of the IBL detector in terms of geometric layout,
power system (LV and HV) and data acquisition (DAQ) granularities. A full description can be
found elsewhere [6].
To indicate a specific IBL DAQ module, the following name scheme is adopted:
LI_SXX_A/C_MYY_A/CZZ
where
• XX refers to the stave ID number,
• A/C refers to the position of the module in the longitudinal axis with A → z > 0 and C
→ z < 0,
• YY refers to the DCS module group and goes from 1 to 4 depending on the position of the
module along the stave,
• ZZ refers to the DAQ module that goes from 1 to 8 depending on the position of the module
along the stave.
A graphical representation of the naming scheme is shown in Fig. 32.
One example of naming scheme for a DAQ module is LI_S02_C_M4_C8
In case a single FE needs to be addressed, an extra 1/2 is append to the end of the module
name.
One example of the naming scheme for a single FE is LI_S02_C_M4_C8-2.
In this document, DCS module groups (powering 4 FEs with the same LV and HV), DAQ
modules (controlling and reading out 2 FEs), Sensors (connected to 2 or 1 FEs depending on the
planar or 3D technology) or single FEs will be used depending on the granularity affected.
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